

DJ1 Calpella UMA Schematics Document

Arrandale

Intel PCH

2010-04-23

REV : X01

DY : Nopop Component

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date: Monday, April 26, 2010


Sheet 1 of 90

DJ1 UMA Block Diagram

Project code : 91.4EK01.001

PCB P/N : 48.4EK19.0SB

Revision : 10212-SB





CPU DC/DC	
ISL62882 47,48	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE
SYSTEM DC/DC	
TPS51218 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT
SYSTEM DC/DC	
RT8205BGQW 46	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW +15V_ALW
SYSTEM DC/DC	
RT8207GQW 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF
SYSTEM DC/DC	
TPS51611 53	
INPUTS	OUTPUTS
+PWR_SRC	+CPU_GFX_CORE
MAXIM CHARGER	
BQ24745	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC
SYSTEM DC/DC	
APL5930 51	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN
SYSTEM DC/DC	
Switches 42	
INPUTS	OUTPUTS
+1.5V_SUS +5V_ALW +3.3V_ALW	+1.5V_RUN +5V_RUN +3.3V_RUN
PCB LAYER	
L1: Top	
L2: VCC	
L3: Signal	
L4: Signal	
L5: GND	
L6: Bottom	

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.

Block Diagram		
Size A3	Document Number	Rev X01
DJ1 Calpella UMA		
Date: Monday, April 19, 2010	Sheet 2 of 90	




<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Power Block Diagram**

Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 3 of 90	


PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



PCB Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k- 10-k weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-k weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#/GPIO51	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-k pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-k pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-k pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-k weak pull- up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-k weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-k weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE2	MiniCard WLAN
LANE3	LAN

USB Table

USB	
Pair	Device
0	USB0 (I/O Board)
1	X
2	USB2
3	USB3
4	X
5	WLAN (I/O Board)
6	X
7	X
8	X
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	X
13	X


Processor Strapping

Calpella Schematic Checklist Rev.0_7




Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number DJ1 Calpella UMA	Rev X01	
Date: Friday, April 16, 2010	Sheet 6	of	90



FSC	0	1
SPEED	133MHz (Default)	100MHz



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **Clock Generator SLG8SP585**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 7 of 90

SSID = CPU

Main:62.10053.601
2nd :62.10040.611
3rd :62.10055.321




<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIe/DMI/FDI)**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet: 8 of 90





Core De (GP)

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (DDR)**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**


Date: Thursday, April 22, 2010 Sheet 10 of 90

SSID = CPU


WWW.AliSaler.Com




PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled





CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port



CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (RESERVED)**

Size: **DJ1 Calpella UMA** Rev: **X01**

Date: Friday, April 16, 2010 Sheet: 11 of 90


WWW.AliSaler.Com





The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V



<Core Design>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (VCC GFXCORE)			
Size	Document Number	Rev	
	DJ1 Calpella UMA	X01	
Date:	Thursday, April 22, 2010	Sheet	13 of 90



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **CPU (VSS)**

Size Document Number **DJ1 Calpella UMA** Rev **X01**

Date: Friday, April 16, 2010 Sheet 14 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01


Date: Friday, April 16, 2010

Sheet 15 of 90

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01


Date: Friday, April 16, 2010

Sheet 16 of 90

Reserved

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size A3	Document Number DJ1 Calpella UMA	Rev X01
------------	--	-------------------


Date: Friday, April 16, 2010	Sheet 17 of 90
------------------------------	----------------






SSID = MEMORY

WWW.AliSaler.Com







SSID = PCH



BOOT BIOS Strap		
PCI_GNT#1	PCI_GNT#0	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)

1

A16 swap override Strap/Top-Block	
Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



Danbury Technology:
Disabled when Low.
Enable when High.

USB		
Pair	Device	
0	USB0 (I/O Board)	
1	X	
2	USB2	
3	USB3	
4	X	
5	WLAN (I/O Board)	
6	X	
7	X	
8	X	
9	BLUETOOTH	
10	CARD READER	
11	CAMERA	
12	X	
13	X	


<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (PCI/USB/NVRAM)**


Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**


Date: Thursday, April 22, 2010 Sheet 21 of 90














<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH (POWER1)		
Size	Document Number	Rev
	DJ1 Calpella UMA	X01
Date: Wednesday, April 21, 2010		
Sheet 26 of 90		





<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (VSS)

Size	Document Number
------	-----------------

DJ1 Calpella UMA


Date: Friday, April 16, 2010

Sheet 2

Rev	X01
-----	-----

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date: Friday, April 16, 2010


Sheet 29 of 90

Reserved



(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size A3	Document Number DJ1 Calpella UMA	Rev X01
------------	--	-------------------

Date: Friday, April 16, 2010	Sheet 1	31 of 90
------------------------------	---------	----------



(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01

Date:	Friday, April 16, 2010	Sheet	33	of	90
-------	------------------------	-------	----	----	----

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01


Date: Friday, April 16, 2010

Sheet 34 of 90

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01

Date:	Friday, April 16, 2010	Sheet	35	of	90
-------	------------------------	-------	----	----	----

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3




Document Number
DJ1 Calpella UMA

Rev
X01


Reserved

Date: Friday, April 16, 2010

Sheet 36 of 90




Project option			
	GPIO91 (DG DJ_DET) (KBC internal pull low)	GPIO24 (KBC BIOS_ID) (KBC internal pull low)	GPIO05 (DISCRETE_ID) (KBC internal pull low)
DG	0	DIS :1 UMA:0	0
DJ1 DIS/UMA	1	DIS :1 UMA:0	0
DJ2 UMA	1	0	1



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA


Rev

X01

Reserved


Date: Friday, April 16, 2010

Sheet 38 of 90



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number DJ1 Calpella UMA	Rev X01
------------	--	-------------------

Date: Friday, April 16, 2010	Sheet 1 of 40	of 90
------------------------------	---------------	-------

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number


DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010




Sheet 41 of 90



Run Power



For CPU

425302_425302_Calpella_S3PowerReduction_WhitePape
Revision 0.7


<Core Design>



Power Plane Enable		
File	Document Number	Rev
Size	DJ1 Calpella UMA	X01
Date	Thursday, April 22, 2010	Sheet 42 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
DJ1 Calpella UMA


Rev
X01

Date: Friday, April 16, 2010

Sheet 43 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number DJ1 Calpella UMA	Rev X01
------------	--	-------------------

Date: Friday, April 16, 2010	Sheet 44 of 90
------------------------------	----------------

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved


Size A3	Document Number DJ1 Calpella UMA	Rev X01
------------	--	-------------------

Date: Friday, April 16, 2010	Sheet 1 of 45	of 90
------------------------------	---------------	-------





Title			
ISL62883 CPU CORE			
Size A3	Document Number Berry	Rev X01	
Date: Monday, April 26, 2010	Sheet 47	of 90	




<Core Design>



	1
--	---

TPS51218 for +1.05V_VTT





<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: **TPS51218 +1.05V_VTT**
Size: A2 Document Number: **DJ1 Calpella UMA** Rev: **X01**
Date: Thursday, April 22, 2010 Sheet: 49 of 90

SSID = PWR.Plane.Regulator_1p5v0p75v



Modify PU5002 to PTS51116
X01
2010/04/16



State	S3	S5	VDDR	VTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTREF and VTT	NOTE
GND	2.5	VVDDQNS/2	DDR
V5IN	1.8	VVDDQNS/2	DDR2
FB Resistors	Adjustable	VVDDQNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10u 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5uH PCMC104T-1R5 Cyntec DCR:3.8mohm Isat=33Arms 68.1R510.10J
O/P cap: 220u 2V EEPFCXD221ER 15mohm 2.7Arms PANASONIC/ 79.27219.20L
H/S: Si7686DP/ POWERPAK-8/ 11mohm/14mohm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9mohm/6.1mohm@4.5Vgs/ 84.00460.037
Switching freq-->400KHz



<Core Design>

DELL Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taiwan 300, R.O.C.


File: **TPS51116 +1.5V SUS**

Size: Document Number
Client: **DJ1 Calpella UMA**

Date: Thursday, April 22, 2010 Sheet 50 of 90

Rev: **X01**

APL5930 for +1.8V_RUN



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **APL5930 +1.8V RUN**

Size: A3	Document Number: DJ1 Calpella UMA	Rev: X01
Date: Thursday, April 22, 2010	Sheet: 51	of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA


Rev

X01



Date: Friday, April 16, 2010

Sheet 52 of 90


Reserved




LVDS CONNECTOR



INVERTER POWER



LCD POWER



<Core Design>






DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LCD/Inverter Connector			
Size A3	Document Number DJ1 Calpella UMA	Rev X01	
Date: Monday, April 26, 2010	Sheet 54	of 90	






SSID = VIDEO

Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



Hsync & Vsync level shift



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CRT Connector**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 55 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number DJ1 Calpella UMA	Rev X01
------------	--	-------------------

Date: Friday, April 16, 2010	Sheet 56 of 90
------------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDMI

Size
A3

Document Number
DJ1 Calpella UMA


Rev
X01

Date: Friday, April 16, 2010

Sheet 57 of 90


ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



SSID = Thermal

Fan Connector



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP/Fan Connector

Size
A3


Document Number
DJ1 Calpella UMA

Rev
X01


Date: Thursday, April 22, 2010

Sheet 58 of 90

SATA HDD Connector



ODD Connector



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD/ODD

Size

Document Number

Rev

A3

DJ1 Calpella UMA

X01

Date:

Thursday, April 22, 2010

Sheet

59


of

90


SSID = AUDIO

Speaker Connector


20.F0711.004




LINE1 OUT



MIC IN



Internal Microphone




<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Audio Jack			
Size	Document Number	Rev	
A3	DJ1 Calpella UMA	X01	
Date:	Thursday, April 22, 2010	Sheet	60 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010


Sheet 61 of 90

Reserved

SPI FLASH ROM (32M bits) for PCH





SPI FLASH ROM (2M bits) for KBC



SSID = RBATT

RTC Connector




<div>  <div> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div> </div>			
Title			
Flash/RTC			
Size A3	Document Number	Rev	
DDJ1 Calpella UMA		X01	
Date:	Thursday, April 22, 2010	Sheet	62 of 90


SSID = USB

IO Board USB Power






USB POWER SW
Main UP7534BRA8-15 P/N:74.07534.079
SEC AP2101MPG-13 P/N: 74.02101.079



Right USB Power



AFTP6304 1 +5V_USB2
AFTP6302 1 USB_P2-
AFTP6301 1 USB_P2+
AFTP6306 1 USB_P3-
AFTP6305 1 USB_P3+




22.10254.451

<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title USB			
Size	Document Number DJ1 Calpella UMA		Rev X01
Date: Thursday, April 22, 2010	Sheet 63	of 90	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
DJ1 Calpella UMA

Rev
X01


Date: Friday, April 16, 2010

Sheet 64 of 90


WWW.AliSaler.Com

(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number DJ1 Calpella UMA		Rev X01
Date: Friday, April 16, 2010	Sheet 1		of 65

WWW.AliSaler.Com


		Wistron Corporation 21F, B8, Sec.1, Hsin Tai Wd Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		<i>Reserved</i>	
Size A3	Document Number	Rev	
	<i>DJ1 Calpella UMA</i>	<i>X01</i>	
Date:	Friday, April 16, 2010	Sheet	65 of 90

SSID = User.Interface


Battery LED



HDD LED



BREATHE PWR LED (Front)



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
LED				
Size A3	Document Number DJ1 Calpella UMA			Rev X01
Date: Thursday, April 22, 2010		Sheet 66	of 90	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size A3	Document Number DJ1 Calpella UMA	Rev X01
------------	--	-------------------


Date: Friday, April 16, 2010	Sheet 1 of 67	of 90
------------------------------	---------------	-------

Internal KeyBoard Connector



Main 20.K0259.030
20.K0461.030
20.K0421.030

TouchPad Connector




20.K0320.004
20.K0382.004

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Key Board/Touch Pad
Size A3 Document Number
DJ1 Calpella UMA Rev
Date: Thursday, April 22, 2010 Sheet 68 of 90



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A3

Document Number


DJ1 Calpella UMA

Rev


X01



Date: Thursday, April 22, 2010

Sheet 69 of 90




<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Thursday, April 22, 2010	Sheet 70 of 90	1



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

RESERVED

Size A3	Document Number DJ1 Calpella UMA	Rev X01
------------	--	-------------------

Date: Friday, April 16, 2010	Sheet 72 of 90
------------------------------	----------------

Bluetooth Module conn.



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page				

Bluetooth

Size
A3

Document Number

Rev

DJ1 Calpella UMA


X01

Date: Thursday, April 22, 2010

Sheet 73 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date:

Friday, April 16, 2010

Sheet

74


of

90

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev


X01

Reserved

Date: Friday, April 16, 2010


Sheet 1 of 90

SSID = PWR.Support



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
DJ1 Calpella UMA


Rev
X01

Date: Friday, April 16, 2010

Sheet 77 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
DJ1 Calpella UMA

Rev
X01

Date: Friday, April 16, 2010


Sheet 1 of 78 of 90

2010/04/20
X01



SSID = VIDEO

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01

Date: Friday, April 16, 2010	Sheet 80 of 90
------------------------------	----------------

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hein Tai Wu Rd., Haichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

C


DJ1 Calpella UMA

X01

Date: Friday, April 16, 2010

Sheet 61 of 90

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hein Tai Wu Rd., Haichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
C	DJ1 Calpella UMA	X01
Date: Friday, April 16, 2010		Sheet 63 of 90

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

Custom


DJ1 Calpella UMA

X01

Date: Friday, April 16, 2010

Sheet 84 of 90

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Size
Custom

Document Number
Reserved
DJ1 Calpella UMA

Rev
X01

Date: Friday, April 16, 2010Sheet 85 of 90

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
DJ1 Calpella UMA

Rev
X01

Date: Friday, April 16, 2010

Sheet 86 of 90

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

DJ1 Calpella UMA


Rev

X01

Date: Friday, April 16, 2010

Sheet 87 of 90

red word: KBC GPIO



(DC mode)

red word: KBC GPIO

